

High-Efficiency, 2A, 16V, 500kHz Synchronous, Step-Down Converter In a 6-Pin TSOT 23

DESCRIPTION

The MP1470 is a high-f requency, synchronous, rectified, st ep-down, switch-mode converter with internal power MOSFETs. It o ffers a very compact solution to achieve a 2A continuous output current over a wide input supply range, with excellent load and line regulation. The MP1470 ha s synchronous-mode operation for higher efficiency over the output current-load range.

Current-mode operation provides fast transien t response and eases loop stabilization.

Protection features include over-current protection and thermal shutdown.

The MP1470 requires a minimal number of readily-available, standard, external components and is available in a sp ace-saving 6-pin TSOT23 package.

3

5

ΕN

C1

22µF

IN

6

C3

[⁼]1µF

 \mathcal{M}

4.7µH

L1

R3

/⁄⁄∽ 75k

BST

SW

FB

U1

MP1470

GND

1

1

FEATURES

- Wide 4.7V-to-16V Operating Input Range
- 163m $\Omega/86m\Omega$ Low-R_{DS(ON)} Internal Power MOSFETs
- Proprietary Switching-Loss–Reduction Technique
- High-Efficie ncy Synchronous-Mode
 Operation
- Fixed 500kHz Switching Frequency
- Internal AAM Power-Save Mode for High Efficiency at Light Load
- Internal Soft-Start
- Over-Current Protection and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in a 6-pin TSOT-23 package

APPLICATIONS


- Game Consoles
- Digital Set-Top Boxes
- Flat-Panel Television and Monitors

General Purposes

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION





VIN c

GND C

EN o

. 1.02 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.




ORDERING INFORMATION

Part Number*	Package	Top Marking	
MP1470GJ	TSOT23-6	ADJ	

* For Tape & Reel, add suffix –Z (e.g. MP1470GJ–Z);

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

V _{IN} 0	0.3V to 17V
V _{SW}	
-0.3V (-5V for <10ns) to 17V (19V	' for <10ns)
V _{BS}	V _{SW} +6V
All Other Pins	
Continuous Power Dissipation ($T_A = -$	+25°C) ⁽²⁾
	. 1.25W
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature65°	C to 150°C

Recommended Operating Conditions ⁽³⁾

Supply Voltage V _{IN}	4.7V to 16V
Output Voltage V _{OUT}	
Operating Junction Temp. (T _J))40°C to +125°C

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature re T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power r dissipation will cause excessive die temperature, and the regulator will g o into thermal shutdown. Intermal thermal shutdown circuitr y pr otects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS (5)

 V_{IN} = 12V, T_A = 25°C, unless otherwise noted.

Parameter Sy	mbol	Condition	Min	Тур	Max	Units
Supply Current (Shutdown)	I _{IN}	V _{EN} = 0V			1	μA
Supply Current (Quiescent)	I _q	V _{EN} = 2V, V _{FB} = 1V		0.83		mA
HS Switch-On Resistance	HS_{RDS-ON}	V _{BST-SW} =5V	163			mΩ
LS Switch-On Resistance	LS _{RDS-ON} \	/cc=5V		86		mΩ
Switch Leakage	SW _{LKG}	V _{EN} = 0V, V _{SW} =12V			1	μA
Current Limit ⁽⁵⁾	I _{LIMIT}		3	3.7		Α
Oscillator Frequency	f _{SW}	V _{FB} =0.75V 400		490	580	kHz
Maximum Duty Cycle	D _{MAX}	V _{FB} =700mV 88		92		%
Minimum On Time ⁽⁵⁾	T _{ON_MIN}			90		ns
Feedback Voltage	V_{FB}		776	800	824	mV
EN Rising Threshold	$V_{EN_{RISING}}$		1.4	1.5	1.6	V
EN Falling Threshold	$V_{\text{EN}_\text{FALLING}}$		1.23	1.32	1.41	V
EN Input Current	I _{EN}	V _{EN} =2V		1.6		μA
	Lit	V _{EN} =0	0			μA
V _{IN} Under-Voltage Lo ckout Threshold—Rising	INUV _{Vth}		3.85	4.2	4.55	V
V _{IN} Under-Voltage Lo ckout Threshold Hysteresis	INUV _{HYS}			340		mV
Soft-Start Period	T _{SS}			1		ms
Thermal Shutdown ⁽⁵⁾				150		°C
Thermal Hysteresis ⁽⁵⁾				20		°C

Notes:

5) Guaranteed by design.


TYPICAL PERFORMANCE CHARACTERISTICS V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.9µH, T_A = +25°C, unless otherwise noted. Efficiency Efficiency Efficiency V_{OUT}=5V, I_{OUT}=0.01A to 2A, V_{OUT}=3.3V, I_{OUT}=0.01A to 2A, V_{OUT}=2.5V, I_{OUT}=0.01A to 2A, LOUT=6.5µH L_{OUT}=4.9µH LOUT=3.3µH 100 100 100 V_{IN}=4.7V V_{IN}=4.7V 95 95 90 6.5 ∕ IN; 90 MIL 90 80 85 EFFICIENCY (%) EFFICIENCY (% EFFICIENCY (%) 85 80 70 V_{IN}=12V V_{IN}=12V 75 80 V_{IN}=12V 60 70 75 √_{IN}=16∨่ 65 50 70 V_{IN}=16V 60 Vì_N=16∨ Ш 40 65 55 60 50 30L 0.01 0.01 0 1 10 0.01 0.1 10 0 1 10 1 1 LOAD CURRENT (A) LOAD CURRENT (A) LOAD CURRENT (A) Efficiency Load Regulation **Line Regulation** V_{IN}=4.7V to 16V, I_{OUT}=0A to 2A V_{OUT}=1.8V, I_{OUT}=0.01A to 2A, V_{IN}=4.7V to 16V L_{OUT}=3.3µH 100 1 1 0.8 0.8 V_{IN}=4.7V 90 0.6 0.6 80 **REGULATION (%)** REGULATION (%) V_{IN}=4.7V EFFICIENCY (%) 0.4 0.4 I_{OUT}=0A V_{IN}=12V 0.2 0.2 70 0 0 .V_{IN}=Ì2V 60 -0.2 -0.2 IOUT=1A -0.4 V_{IN}=16V -0.4 50 -0.6 -0.6 I_{OUT}=2A V_{IN}=16V 40 -0.8 -0.8 30L 0.01 -1 -1 0.1 10 ō 0.5 1.5 4 6 8 10 12 14 16 INPUT VOLTAGE (V) LOAD CURRENT (A) LOAD CURRENT (A) Peak Current vs. **Case Temperature Rise Enabled Supply Current** vs. Load Current **Duty Cycle** vs. Input voltage 870 VIN=4.7V to 16V, IOUT=0A I_{OUT}=0A to 2A 4.0 35 CASE TEMPERATURE RISE (°C) 860 3.8 30 INPUT CURRENT (µA) PEAK CURRENT (A) 3.6 25 850 840 3.4 20 3.2 15 830 820 3.0 10 2.8 810 5 800 2.6 0.0 0 20 40 60 80 100 0.5 1.0 1.5 2.0 4 8 10 12 14 16 6 INPUT VOLTAGE (V) DUTY CYCLE (%) LOAD CURRENT (A)


MP1470 Rev. 1.02 8/27/2013

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.


TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.9µH, T_A = +25°C, unless otherwise noted.







Shutdown through **Input Voltage** $I_{OUT} = 2A$





Startup through Enable I_{OUT} = 0Å



Shutdown through Enable $I_{OUT} = 0A$







 $I_{OUT} = 2A$

V_{OUT} 2V/div.


V_{EN} 2V/div.

V_{SW}

h

1A/div.








TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.9µH, T_A = +25°C, unless otherwise noted.





PIN FUNCTIONS

Package Pin #	Name	Description		
1 GNI	ND System Gro und. Refe rence gro und of the reg ulated output voltage: req uires extra during PCB layout. Connect to GND with copper traces and vias.			
2	SW	Switch Output. Connect using a wide PCB trace.		
3 IN		Supply Voltage. The MP1470 o perates from a 4. 7V-to-16V in put rail. Req uires C1 t o decouple the input rail. Connect using a wide PCB trace.		
4 FB		Feedback. Connect to the tap of an external resistor divider from the output to GND to the output voltage. The frequency fold-back comparator lowers the oscillator frequency when the FB voltage drops below 140mV to prevent current-limit runaway during a sh circuit fault.		
5 EN		EN=HIGH to enable the MP1470. For automatic start-up, connect EN to V_{IN} using a 100k Ω resistor.		
6 BST		Bootstrap. Connect a capacitor and a resistor between SW and BS pins to form a floating supply across the high-side switch driver. Use a 1μ F BST capacitor.		



BLOCK DIAGRAM

그는




Figure 1: Functional Block Diagram



OPERATION

The MP1470 is a high-f requency, synchronous, rectified, st ep-down, switch-mode converter with internal power MOSFETs. It o ffers a very compact solution to achieve a 2A continuous output current over a wide input supply range, with excellent load and line regulation.

The MP14 70 operate s in a fixed-frequency, peak-current-control mode to regulate the output voltage. An internal clock initiates the PWM cycle to turn on the integrated high-side power MOSFET. This MOSFET remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If the current in the power MOSFET does not reach the COMP set current value within 90% of one PWM period, the power MOSFET is forced to turn off.

Internal Regulator

The 5V internal regulator powers most of the internal cir cuits. This r egulator takes V $_{\rm IN}$ and operates in the full V $_{\rm IN}$ range. When V $_{\rm IN}$ exceeds 5.0V, the regulator outp ut is in full regulation. When V $_{\rm IN}$ falls be low 5.0V, the output decreases.

Error Amplifier

The error amplifier compares the FB voltag e against the internal 0.8V reference (REF) and outputs a current proportional to the difference between the two. This output current charges or discharges the internal compensat ion network to form the COMP vol tage, which is u sed to control the power MOSFET cu rrent. The optimized internal compensation net work minimizes the external component counts and simplifies the control-loop design.

AAM Operation

The MP1470 has AAM (Advanced

Asynchronous Modulation) power-save mode for light load. The AAM voltage is set at 0.5V internally. Under the heavy load condition, the V_{COMP} is higher than V_{AAM} . When the clock goes high, the high-side po wer MOSF ET turns o n and remains on until V _{ILsense} reaches the value set by the COMP voltage. The internal clock resets ever y time when V _{COMP} is higher than V_{AAM} . Under the light load condition, the value of V_{COMP} is low. When V_{COMP} is less than V_{AAM} and V_{FB} is less than V_{REF} , V_{COMP} ramp s up until it exceeds V_{AAM} . During this time, t he internal clock is blocked, thus t he MP1470 skips some pulses for PFM (Pulse Frequency Modulation) mode and achieves the light load power save.




Figure 2: Simplified AAM Control Logic

When the load current is light, the inductor peak current is set internally to about 380mA fo r V_{IN} =12V, V _{OUT}=3.3V, and L=6.5 µH. The curve of inductor peak current vs. inductor is shown in Figure 3.

Inductor Peak Current vs. Inductor




Figure 3: Inductor Peak Current vs. Inductor Value

Enable


EN is a digital cont rol pin that turns the regulator on and off: Drive EN HIGH to turn on the regulator, drive it L OW to turn it off. An internal $1M \Omega$ resistor f rom EN to GND allows EN to float to shut down the chip.

The EN pin is clamped internally using a 6.5V series-Zener-diode as shown in Figure 4. Connecting the EN input pin throu gh a pullup

resistor to t he V $_{\mbox{\scriptsize IN}}$ voltage limits th $\,$ e EN input current to less than 100 $\mu A.$

For exa mple, with 12V connected to Vin, $R_{PULLUP} \ge (12V-6.5V) \div 100\mu A = 55k\Omega$

Connecting the EN pin directly to a voltage source with out any p ullup resist or requires limiting the amplitude of the voltage source to \leq 6V to prevent damage to the Zener diode.





Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient sup ply voltage. The MP147 0 UVL O co mparator monitors the output voltage of the internal regulator, VCC. The UVLO rising thresh old is about 4.2V while its falling threshold is consistently 3.85V.

Internal Soft-Start

Soft-start prevents the converter output voltage from overs hooting dur ing startup. When the chip starts, the internal circuit generates a softstart voltage (SS) that ramps up from 0V to 1.2V: When SS falls below the internal reference (REF), SS overrides REF so that the error amplifier uses SS as the refer ence; when SS exceeds REF, the error amplifier resumes using REF as its refer ence. The SS time is internally set to 1ms.

Over-Current-Protection and Hiccup

The MP1470 has a cycle-by-cycle over-current limit for when the indu ctor current peak value exceeds the set current-limit thre shold. F irst, when the o utput voltage drops until FB falls below the Under-Vo Itage (UV) threshold (typically 140mV) to trigger a UV event, the MP1470 en ters hiccup mode to periodically restart the part. This protectio n mode i s especially useful when the output is deadshorted to ground. This greatly reduces the average short-circuit current to alleviate thermal issues and to protect the regulator. The MP1470 e xits hiccup mode once the overcurrent condition is removed.

Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon d ie temperature exceeds 150°C, it shuts down the whole chip. When the temperature falls belo w its lower threshold (typically 130°C) the chip is enabled again.

Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating po wer MOSF ET driver. This float ing driver has its own UVLO protection, with a rising threshold of 2.2V and a hysteresis of 150mV. V $_{\rm IN}$ regulates the bootstrap capacitor voltage internally through D1, M1, R4, C4, L1 and C2 (Fig ure 5). If (V $_{\rm IN}$ -V $_{\rm SW}$) exceeds 5V, U2 will regulate M1 to mai ntain a 5V BST voltag e across C4.




Figure 5: Internal Bootstrap Charger Start-Up and Shutdown Circuit

If both V $_{\rm IN}$ and EN exceed their respective thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuits.

Three events can shut down the chip: EN low, V_{IN} low, and thermal shutdown. The shutdown procedure starts by initially blocking t he signaling path to avoid any fault triggering. The COMP volta ge and the internal su pply rail are then pulled down. The floating driver is not subject to this shutdown command.

APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider sets the output voltage. The feedback resistor R1 also sets the feedback-loop bandwidth through the internal compensation capacitor (see the Typical Application circuit). Choose R1 around $10k\Omega$, and R2with:

$$R2 = \frac{R1}{\frac{V_{out}}{0.8V} - 1}$$

Use a T-type network for when V_{OUT} is low.




Figure 6: T-Type Network

Table 1 lists the recommended T-t ype resistors value for common output voltages.

Table 1: Resistor Selection for Common Output Voltages

V ontageo				
V _{OUT} (V)	R1	(kΩ) R	2 (kΩ) F	t (kΩ)
1.05 10	(1%)	32.4(1%)	300(1%)
1.2 20.	5(1%)	41.2(1%)	249(1%)
1.8 40.	2(1%)	32.4(1%)	120(1%)
2.5 40.	2(1%)	19.1(1%)	100(1%)
3.3 40.	2(1%)	13(1%)	75(1%)
5	40.2	2(1%) 7	.68(1%)7	75(1%)

Selecting the Inductor

Use a 1μ H-t o- 10μ H inductor with a DC current rating of at least 25% percent higher than the maximum load current for most applications. For highest efficiency, select an inductor with a DC resistance less than $15m\Omega$. For most designs, derive the inductance value from the following equation.

$$L_{1} = \frac{V_{OUT} \times (V_{IN} \quad V_{OUT})}{V_{IN} \times \Delta_{L} \times f_{OSC}}$$

Where ΔI_{L} is the inductor ripple current. Choose an inductor current ap proximately 30% of the maximum load current. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$

Under light-load conditions (below 100mA), use a larger inductor to improve efficiency.

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous, and therefore requires a capacitor to both sup ply the AC current to the e step-down converter and maintain the DC input voltage. For the best performance, use low ESR capacitors, su ch as ceramic capacit ors with X 5R or X 7R diele ctrics and small temperature coefficients. A 22μ F capacitor is sufficient for most applications.

The input capacitor (C1) requires a n adequate ripple curre nt rating b ecause it absorbs th e input swit ching. Estimat e the RMS current in the input capacitor with:

$$\mathbf{I_{C1}} = \mathbf{I_{LOAD}} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

The worst-case condition occurs at V_{IN} = $2V_{\text{OUT}},$ where:

$$I_{C1} = \frac{I_{LOAD}}{2}$$

For simplification, choose an input capacitor with an RMS current rating greater than half the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. Place a small, high-quality, ceramic capacitor $(0.1\mu F)$ as close to the IC as possible when using electrolytic or tantalu m capacitors. When using ceramic capacitors, make sure that they have enough capacitan ce to provid e sufficient charge to p revent exc essive input t voltage ripple. Estimate the input vol tage ripple caused by the capacitance with:

$$\Delta \boldsymbol{\forall}_{IN} - \frac{\boldsymbol{I}_{\text{LOAD}}}{\boldsymbol{f} \boldsymbol{C} \times \boldsymbol{1}} \times \frac{\boldsymbol{V}_{\text{OUT}}}{\boldsymbol{V}_{\text{IN}}} \times \left(\boldsymbol{j} - \frac{\boldsymbol{V}_{\text{OUT}}}{\boldsymbol{V}_{\text{IN}}} \right)$$

Selecting the Output Capacitor

The output capacitor (C2) maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capa citors. Use low ESR capacitors t o limit the output voltage ripple. Estimate the output voltage ripple with:



$$\Delta \forall J_{\text{UT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times \times_{1}} \times \left(-\frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(R_{\text{ESR}} + \frac{1}{8 - f_{\text{S}} \times C2} \right) \right)$$

Where L_1 is the inducto r value and R_{ESR} is the equivalent series resistance (ESR) of the output capacitor.

For ceramic capa citors, the capacitance dominates the impedance at the switching frequency and cause s most of the output t voltage ripple. For simplificat ion, e stimate the output voltage ripple with:

$$\Delta V_{\text{dut}}^{1} = \frac{V_{\text{out}}}{8f_{\text{K}} \times_{\text{S}}^{2} L_{1} \times C2} \quad \left(-\frac{V_{\text{out}}}{V_{\text{IN}}} \right)$$

For tantalum or electrolytic capacit ors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with:

$$\Delta V_{\text{out}} = \times \frac{V_{\text{out}}}{f_{\underline{k}} \times 1} \left(- \frac{V_{\text{out}}}{V_{\text{IN}}} \times R_{\text{esr}} \right)$$

The characteristics of the output capacitor also affect the stability of the regulation system. The MP1470 can be optimized for a wide range of capacitance and ESR values.

External Bootstrap Diode

An external bootstrap (BST) diode can enhance the efficien cy of the regulator given the following applicable conditions:

- V_{OUT} is 5V or 3.3V; and
- Duty cycle is high: $D = \frac{V_{OUT}}{V_{IN}} > 65\%$

Connect the external BST diode from the output of voltage regulator to the BST pin, as shown in Figure 7




Figure 7: Optional External Bootstrap Diode

For most application s, use an IN4 148 for the external BST diode is IN4148, and a 1μ F capacitor for the BST capacitor.

PC BOARD LAYOUT

PCB layout is very imp ortant to achieve stable operation. For best results, use t he following guidelines and Figure 8 as reference.

1) Keep the connection between the input ground and GND pin as short and wide as possible.

2) Keep the connection between the input t capacitor a nd IN pin as short a nd wide as possible.

3) Use short and direct feedback connections. Place the feedback resistors and compensation components as close to the chip as possible.

4) Route SW away fro m sensitive analog areas such as FB.




Figure 8: Sample Board Layout



Design Example

Below is a design example fo llowing the application guidelines for the specifications:

Table 2: Design Example

V _{IN}	12V
V _{OUT}	3.3V
lo	2A

The detailed application schematics are show n in Figures 9 through 13. The typical performance and circu it waveforms have been shown in the Typical Performance Characteristics sect ion. For mo re device applications, please r effer to the related Evaluation Board Datasheets.



TYPICAL APPLICATION CIRCUITS






Figure 11: 12Vin, 2.5V/2A












TSOT23-6


PACKAGE INFORMATION





TOP VIEW






RECOMMENDED LAND PATTERN

FRONT VIEW

SIDE VIEW



NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS
 PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH PROTRUSION OR GATE BURR
 PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION
 LEAD COPLANARITY(BOTTOM OF LEADS AFTER FORMING) SHALL BE0.10 MILLIMETERS MAX
 DRAWING CONFORMS TO JEDEC MO193, VARIATION AB
 DRAWING IS NOT TO SCALE
 PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXA MPLE TOP MARK)



NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Int ellectual Property rights are n ot infringed u pon when integrating MPS product s into any application. MPS w ill not assume any legal responsibility for any said applications.